• 香港商硅谷數模科技有限公司(Analogix硅谷數糢)
      台北市內湖區月薪 70,000~150,000元經驗不拘大學

      Job Description: 

      1.Understand the expected functionality of designs; 

      2.Develop testing and regression plans; 

      3.Design and develop verification environment; 

      4.Run RTL and gate-level simulations/regression; 

      5.Code/functional coverage development, analysis and closure; 

      6.Release the documents during the verification flow,such as verification plan, usage of the verification environment, simulation result of test cases, verification coverage report, etc. 

      职位描述: 

      1.了解设计的预期功能; 

      2.制定测试和回归计划; 

      3.验证环境的设计与开发; 

      4.运行RTL和gate-level模拟/回归; 

      5.代码/功能覆盖开发、分析和结束; 

      6.发布验证流程中的文档,如验证计划、验证环境的使用、测试用例的模拟结果、验证覆盖率报告等。 

      Requirements: 

      1.design/verification experience (test plan, test bench, assertions, ‎ debugging designs, code coverage etc.); 

      2.Knowledge in ASIC/FPGA design process and verification tools/env (UVM/OVM…); 

      3.Familiar with design and verification languages (Verilog, System Verilog, SVA etc.); 

      4.Knowledge of high speed interface, such as DDR, DisplayPort, etc. 

      5.Independent and self-managing; 

      6.Cooperative and active in daily work. 

      1.设计/验证经验(测试计划,测试台上,断言,‎调试设计,代码覆盖率等); 

      2.了解ASIC/FPGA设计流程和验证工具/env (UVM/OVM…); 

      3.熟悉设计验证语言(Verilog, System Verilog, SVA等); 

      4.了解高速接口,如DDR,显示端口等。 

      5.独立和自我管理; 

      6.在日常工作中积极配合。

      展開收合此次搜尋不想看到這間公司
    • 更新時間:2020-09-15
  • 精選職缺
  • 企業預估回應您的時間為「1個工作天」(2~7天以此類推)
  • 此職務急徵人才
  • 企業實習職缺
  • 研發替代役職缺
  • 接受身障職缺
  • 職場新聞,企業有發布新聞稿,文章,活動等訊息
  • 溫馨職場,企業有提供職場環境及公司文化等簡介